



LinkZero-LP
Zero No-Load Consumption Integrated Off-Line Switcher IC
Zero No-Load Consumption Integrated Off-Line Switcher IC
LinkZero-LP, an upgrade to PI's popular LinkSwitch-LP, incorporates new technology which enables the device to automatically enter into and wake up from no-load mode while disipating less than 5 mW - substantially less than the IEC definition of zero no-load power consumption. The tightly specified FEEDBACK pin voltage reference enables universal input primary side regulated power supplies with accurate constant voltage from 5% to full load. Start-up and operating power are derived directly from the DRAIN pin which eliminates start-up circuitry. The internal oscillator frequency is jittered to significantly reduce both quasi-peak and average EMI, minimizing filter cost.
* IEC 62301 Clause 4.5 rounds standby power use below 5 mW to zero.