

Summary and Features

Unique single-stage conversion, multi-output, flyback architecture.

- Ultra-wide range input
- >90% full load efficiency
	- o Zero Voltage switching (ZVS)
	- o 1700 V PowiGaN™ primary switch
	- o Synchronous rectification (SR)
- Constant high efficiency across input voltage and load range
- Accurate regulation better than $\pm 1\%$ across line and load
- Safety features
	- Output overvoltage protection (OVP)
	- Accurate thermal protection with hysteretic shutdown

PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at [https://www.power.com/company/intellectual-property-licensing/.](https://www.power.com/company/intellectual-property-licensing/)

Table of Contents

Important Note:

Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.

1 Introduction

This report describes a switch-mode power supply (SMPS) intended for appliance and industrial applications, utilizing IMX2353F-H415 from the InnoMux2-EP family of ICs.

The SMPS features two Constant Voltage (CV) outputs and can deliver a maximum total output power of 60 W, with an input voltage of up to 1000 VDC. This design demonstrates high efficiency and accurate output regulation, made possible by InnoMux-2's multiplexing power control algorithm and a high level of integration.

The document contains the power supply specification, schematic, bill of materials, transformer documentation, printed circuit layout, and performance data.

Figure 1 – Populated Circuit Board Photograph, Top View.

Figure 2 – Populated Circuit Board Photograph, Bottom View.

2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. Actual performance is illustrated in the results section.

Table 1 – Power Supply Specifications.

Note:

1. Measured across both input line and load change

3 Schematic

4 Circuit Description

4.1 Primary-Side

4.1.1 Input Capacitor

The film capacitor C1 is connected in parallel with the DC input connector J3, and provides filtering for ripple on the DC input.

4.1.2 Primary Switching Circuit

The primary side of the transformer is connected between the input DC bus (TXPRI+) and the drain of the integrated primary switch of InnoMux2-EP IC (U1, pin 28). The primary current loop closes at the negative terminal of C2 via the S pin (tab) of U1 (pin 18/19). An RCD-type primary clamp (D14, R1, R57, R2, R78, VR1, VR2, C63 and C73) is used to limit the peak drain voltage spike on the integrated primary switch, caused by the leakage inductance of the transformer when the switch turns off.

4.1.3 Primary-Side Controller Power Source

The primary-side controller is integrated into the InnoMux2-EP IC (U1). It is self-starting, using an internal high-voltage current source to charge the BPP capacitor (C2) when AC voltage is first applied to the converter input. During normal operation (steady-state), the primary-side controller is powered from an auxiliary winding on the main transformer. The voltage across this winding is rectified and filtered using diode D1 and capacitor C48. Resistor R66 is inserted into the discharge circuit to limit transient current. The output of the primary-side auxiliary supply is connected to the BPP pin via a current-limiting resistor, R14.

4.1.4 Primary-Side OVP

Primary-side output overvoltage protection (OVP) is implemented by the Zener diode VR3 and series resistor R37. In the event of an uncontrolled overvoltage at the output, the increased voltage at the bias winding causes the Zener diode VR3 to conduct, increasing the current into the BPP pin. If this current exceeds the I_{SD} limit (7.5 mA), OVP protection is triggered, and the controller implements a latching shutdown.

4.1.5 Primary Peak Current Limit

The value of capacitor C2 is used to set the maximum primary current to either STANDARD or INCREASED level. In this case, a 470 nF capacitor sets the primary-side controller peak current limit to its STANDARD level of 1.85 A.

4.2 Secondary-Side

The secondary side of the InnoMux2-EP IC (U1) is powered from an internal regulator connected to BPS pin (U1, pin 6). At the beginning of startup, power for the BPS regulator is provided by the FORWARD pin (U1, pin 10). Capacitor C7 is a decoupling capacitor.

4.2.1 Primary to Secondary-Side Communication

The secondary side of the InnoMux2-EP IC (U1) sends a request to the primary-side controller to initiate a switching cycle. This is done by sending a pulse via the internal safetyisolated FluxLinkTM communication channel.

4.2.2 InnoMux2-EP Power Supply

During startup, the InnoMux2-EP secondary-side controller is also powered from CVHV via resistor R47. A local decoupling capacitor, C36, is connected close to the VCVHV pin of U1. Resistor R47 and C36 are optional and provide additional ESD protection. The internal regulator lowers the VCVHV voltage to 5 V and supplies it to the BPS rail.

In steady-state operation, when the voltage on VCV1 (U1, pin 11) rises to the BPS Direct Power Range threshold, $V_{CVSV(BPS)}$ (4.65 V~5.45 V), the internal BPS regulator switches off, and the secondary-side controller is powered directly from VCV1. This direct power mode operation reduces the power consumption on the BPS regulator. Resistor R48 and capacitor C30 provide local decoupling and ESD protection.

4.2.3 Synchronous Rectifier (SR) MOSFET Drive

The SR pin drives the synchronous rectifier (SR) MOSFET (Q1) when the transformer is delivering energy to the secondary circuit. Before the end of secondary discharge, the gate voltage of the SR MOSFET is reduced to maintain a fixed source-to-drain voltage across the SR MOSFET. This functionality plays a crucial role in preventing the premature turn-off of the SR MOSFET.

In DCM operation, the SR MOSFET (Q1) is turned on for a short period just before the primary switch turns on. This action generates a reverse current in the CV1 secondary winding, which then commutates to cause a reverse current flow in the transformer on the primary side when the SR MOSFET turns off. Subsequently, the reverse current discharges the voltage across the primary switch, allowing it to turn on at zero (or near zero) voltage. This mechanism, termed SR-ZVS, substantially minimizes switching loss, significantly reducing the turn-on loss for the primary switch, especially with high input voltage.

4.2.4 Selection MOSFET Drive for Q2

The gate drive amplitude for the selection MOSFET (Q2) is approximately equal to the voltage on the BPS rail (5 V). Consequently, logic-level MOSFETs must be used. When the CDR1 pin voltage is low, capacitor C4 is charged up to the level of $V_{\rm{CVI}}$ from the CV1 output via diode D10. When the selection MOSFET Q2 needs to turn on, the CDR1 pin voltage rises from GND to BPS, causing the gate voltage of the selection MOSFET to rise to $V_{\text{CV1}}+V_{\text{BPS}}$.

The secondary control circuit in the InnoMux2-EP IC requires access to the idle ring waveform through the FWD pin to calculate timing and facilitate SR ZVS. This access is ensured by keeping the selection MOSFET (Q2) on even after the secondary conduction time is completed.

4.2.5 Output Control

Output rectification for the CV1 output is provided by the SR MOSFET (Q1) and the CV1 selection MOSFET (Q2). To ensure low output ripple voltage, a Π filter consisting of capacitors C10, C26 and inductor L2 is employed. A low ESR capacitor, C10, is used in the first stage to attenuate ripple current, while capacitor C26, an aluminum polymer type, minimizes switching noise. Additionally, a multilayer ceramic capacitor (MLCC), C28, is connected across the CV1 output terminals to provide a low-impedance bypass for any highfrequency noise.

Output rectification for the CVHV output is provided by SR MOSFET (Q1) and diode D3. Low-ESR capacitors, C14 and C15, serve as energy storage and filtering components at the LED output. An inductor L5 is inserted between C14 and C15 to further reduce ripple and noise at the CVHV output.

The RC snubber network consisting of R6, R75 and C19 serves to dampen high-frequency ringing across the SR MOSFET (Q1). This ringing results from the oscillation of transformer leakage inductance and secondary trace inductance with the MOSFET body capacitance. Another RC snubber network, made up of R76 and C56, dampens high-frequency ringing across the CV1 selection MOSFET Q2. Finally, an RC snubber network, comprising R13 and C9, reduces high-frequency voltage transients across the CVHV diode (D3).

When both the selection MOSFET (Q2) and the SR FET (Q1) are turned on, the transformer secondary windings are designed so that the voltage on the anode of D3 is below VCVHV. As a result, D3 remains reverse-biased, ensuring that all the transformer energy is directed to the CV1 output through Q1.

When the selection MOSFET (Q2) is turned off and the SR MOSFET (Q1) is turned on, the voltage on the anode of D3 rises until it becomes forward-biased. In this state, all transformer energy is directed to the CVHV output.

The output voltage on CV1 is controlled by R35, R54, R10 and C51, which provide an analog current signal to FB1 (U1, pin 1). Loop compensation is necessary due to the use of L2 and is provided by R9 and C27. The CVHV output voltage is set by R7, R56, R8 and C53 which deliver a current to FBHV (U1, pin 8). Loop compensation is necessary due to the use of L5 and is provided by R72 and C54.

5 PCB Layout

Figure 4 – Printed Circuit Board Layout, Top

Figure 5 – Printed Circuit Board Layout, Bottom.

6 Bill of Materials

Table 2 – Bill of Materials.

7 Transformer (T2) Specification

7.1 Core Information

N97

N95

5150 +30/-20% 1480 < 2.70 (200 mT, 100 kHz, 100 °C) B65877B0000R097 6300 +30/-20% 1820 < 3.00 (200 mT, 100 kHz, 25 °C - 100 °C) B65877B0000R095 < 3.60 (200 mT, 100 kHz, 120 °C)

Figure 6 – PQ2620 Core Information.

7.2 Bobbin Information

Coil former

Material: GFR thermosetting plastic (UL 94 V-0, insulation class to IEC 60085: F

≙ max. operating temperature 155 °C), color code black Sumikon PM 9820® [E41429 (M)], SUMITOMO BAKELITE CO LTD Solderability: to IEC 60068-2-20, test Ta, method 1 (aging 3): 235 °C, 2 s

Resistance to soldering heat: to IEC 60068-2-20, test Tb, method 1B: 350 °C, 3.5 s

Figure 7 – PQ2620 Bobbin Information.

7.3 Transformer Electrical Diagram

Figure 8 – Transformer Electrical Diagram.

7.4 Transformer Electrical Specification

Table 3 – Transformer Electrical Specifications.

7.5 Winding Stack Diagram

Figure 9 – Transformer Build Diagram.

7.6 List of Materials

Table 4 – Transformer Materials List.

8 Performance

8.1 Full Load Efficiency vs. Line

The full load efficiency vs. line measurement is shown below. Results were obtained across line voltage (300 VDC, 500 VDC, 800 VDC, 1000 VDC) measured at full load (CV1 = 5 V \odot 2.5 A, CVHV = 24 V ω 2A).

Efficiency vs. Line

Figure 10 – Full Power Efficiency vs. Line Voltage at Room Temperature.

8.2 Efficiency vs. Load

The efficiency vs. load measurement is shown below and was obtained for combinations of:

- Input line voltages (300 VDC, 500 VDC, 800 VDC, 1000 VDC)
- $CV1 = 5 V @ 2.5 A (10\% to 100\% with 10\% load increments)$
- CVHV = 24 V \textcircled{a} 2 A (10% to 100% with 10% load increments)
- NTC resistor was shorted for efficiency tests

Efficiency vs. Load

Figure 11 – Efficiency vs. Load for All Line Inputs, Room Temperature.

8.3 Output Load Regulation

The output voltage regulation error vs. load measurement is shown below. Results were obtained for all combinations of:

- Input line voltages = 300 VDC, 500 VDC, 800 VDC, 1000 VDC
- $CV1 = 5 V @ 2.5 A (0 to 100\% with 20\% load increment)$
- CVHV = 24 V ω 2 A (0 to 100% with 5% load increment)

Figure 12 – CV1 Output Voltage Error vs. Output Load, Room Temperature.

CVHV (24V) Cross Regulation vs. Load

Figure 13 – CVHV Output Voltage Error vs. Output Load, Room Temperature.

8.4 **No-Load and Standby Input Power** $(I_{CVHV} = 0 A)$

Output power vs. input power in standby are shown below. Results were obtained under the following test conditions:

- Input line voltages = 300 VDC, 500 VDC, 800 VDC, 1000 VDC
- CV1 output = 0 mW to 250 mW; 0 mW to 1000 mW
- CVHV output $= 0$ W

Standby Power

Figure 14 – Available Standby Power Measured against Input Power (0 – 400 mW). Across Input Voltage. Test Performed at Room Temperature.

Standby Power

Figure 15 – Available Standby Power Measured against Input Power (0 – 1400 mW input) Across Input Voltage. Test Performed at Room Temperature

8.5 Load Transient Response

8.5.1 CV1 Step Load Transient Response

The load transient test was performed under the following test conditions:

- Input line voltage $=$ 300 VDC, 1000 VDC
- CV1 load step between 0 A and 2.5 A (0% and 100% load) and back to 0 A
- CVHV = 0 A (0% load), 1A (50% load), 2A (100% load)

 $ICVHV = 1 A$.

Overshoot: 172 mV (3.4%). Undershoot: -196 mV (-3.9%).

(c) 300 VDC, ICV1 = 0 A -> 2.5 A (100%) -> 0 A. $ICVHV = 1 A$. Overshoot: 179 mV (3.6%). Undershoot: -193 mV (-3.9%).

- $ICVHV = 2 A.$ Overshoot: 183 mV (3.7%). Undershoot: -231 mV (-4.6%).
- $ICVHV = 2 A.$ Overshoot: 175 mV (3.5%). Undershoot: -226 mV (-4.5%).

Figure 16 – CV1 (5 V) Load Transient.

8.5.2 CVHV Step Load Transient

The load transient test was performed under the following test conditions:

- Input line voltage = 300 VDC, 1000 VDC
- CV1 = 0 A (0% load); 1.25 A (50% load); 2.5 A (100% load)
- CVHV load step from 0 A to 2 A and back to 0 A

(a) 300 VDC, ICVHV = 0 A -> 2 A (100%) -> 0 A. $ICV1 = 0 A$. Overshoot: 520 mV (2.2%).

(c) 300 VDC, ICVHV **=** 0 A -> 2 A (100%) -> 0 A. $ICV1 = 1.25 A$. Overshoot: 530 mV (2.2%). Undershoot: -460 mV (-1.9%).

(b) 1000 VDC, ICVHV **=** 0 A -> 2 A (100%) -> 0 A. $ICV1 = 0 A$. Overshoot: 500 mV (2.1%).

(d) 1000 VDC, ICVHV = 0 A \rightarrow 2 A (100%) \rightarrow 0 A. $ICV1 = 1.25 A$. Overshoot: 560 mV (2.3%). Undershoot: -450 mV (-1.9%).

Figure 17 – CVHV (24 V) Load Transient.

8.6 Switching Waveforms

8.6.1 Primary Switch Maximum Voltage

The primary switch (U1) maximum voltage test was performed under the following test conditions:

- Line input voltage 1000 VDC
- Full load on both outputs:
	- O CV1 = 5 V @ 2.5 A
	- O CVHV = 24 V @ 2 A
- Full bandwidth selected on the oscilloscope

Figure 18 – Primary Switch Worst Case Peak Voltage, $V_{PRI\ PK} = 1360 \ V$

8.6.2 SR FET Voltage Waveform

The SR FET (Q1) maximum voltage test was performed under the following conditions:

- Line input voltage 1000 VDC
- Start-up with full load on both outputs
	- \circ CV1 (5 V) full load to 2.5 A
	- o CVHV (24 V) full load to 2 A
- 100 MHz bandwidth selected on the oscilloscope

Figure 19 – SR FET Worst Case Peak Voltage, V_{SR PK} = 77.9 V

8.6.3 Selection FET Voltage Waveform

The Selection FET (Q2) maximum voltage test was performed under the following test conditions:

- Line input voltage 1000 VDC
- Start-up with full load on both outputs
	- \circ CV1 (5 V) full load to 2.5 A
	- \circ CVHV (24 V) full load to 2 A
- 100 MHz bandwidth selected on the oscilloscope

閑 Max(C3) 27.4 V Acquire 20ms/div, 62.5MS/s, 12.5MPoints, Normal Trigger Edge CH2⁺ 13.8 V, Auto CH₂:FWD CH3:Msel1 $10:1$ $10:1$ 10.0 V/div 20.0 V/div DC1MQ 20M DC1MQ 100M

Figure 20 – Selection FET Worst Case Peak Voltage, V_{SEL PK} = 27.4 V.

8.6.4 CVHV Diode Reverse Voltage Waveform

The CVHV Diode (D3) maximum reverse voltage test was performed under the following test conditions:

- Line input voltage 1000 VDC
- Start-up with full load on both outputs
	- \circ CV1 (5 V) full load to 2.5 A
	- \circ CVHV (24 V) full load to 2 A
- 100 MHz bandwidth selected on the oscilloscope

		Acquire 20ms/div, 62.5MS/s, 12.5MPoints, Normal	Trigger Edge CH2+ 0.2 V, Auto	
	CH ₂ :FWD	CH3:Dcvhv		
10:1		10:1		
	20.0 V/div	150.0 V/div		
	DC1MQ 20M	DC1MQ 100M		

Figure 21 – CVHV Diode Worst Case Reverse Voltage, V_{D3_PK} = 124 V

8.6.5 BPP Rectifier Diode Reverse Voltage Waveform

The BPP rectifier diode (D1) maximum reverse voltage test was performed under the following test conditions:

- Line input voltage 1000 VDC
- Start-up with full load on both outputs
	- \circ CV1 (5 V) full load to 2.5 A
	- o CVHV (24 V) full load to 2 A
- 100 MHz bandwidth selected on the oscilloscope

Acquire 20ms/div, 62.5MS/s, 12.5MPoints, Normal			Trigger Edge CH4+ 240 V, Auto
	CH3:Dbpp	CH4:Vpri	
	10:1	100:1	
	50.0 V/div	1500 V/div	
	DC1MQ 100M	DC1MQ Full	

Figure 22 – BPP Rectifier Diode Worst Case Reverse Voltage, V_{D1_PK} = 174 V.

8.6.6 Maximum Voltage Stress

The voltage waveforms on each key component, i.e., MOSFETs & diodes, were checked to confirm that maximum voltages were below the component voltage ratings. Maximum voltage stress can occur under different combinations of input line voltages, output loads, start-up and load step. Most design specifications call for $10\% \sim 20\%$ margin between the maximum voltage stress and component rating. The table below lists the maximum voltage stress on key components:

Table 5 – Maximum Voltages on key components.

8.7 Start-Up

8.7.1 Start-up under Output Load

The start-up test was performed using the following test conditions:

- Input line voltage 300 VDC, 500 VDC, 800 VDC, 1000 VDC
	- \circ CV1 = 5 V @ 12.5 W (Full Load)
	- \circ CVHV = 24 V @ 48 W (Full Load)
- Input line voltage 70 VDC
	- O CV1 = 5 V @ 1 W
	- O CVHV = 24 V @ 2 W
- Input line voltage 100 VDC
	- \circ CV1 = 5 V @ 5 W
	- O CVHV = 24 V @ 10 W
- Input line voltage 200 VDC
	- \circ CV1 = 5 V @ 8 W
	- O CVHV = 24 V @ 32 W

 $CVHV = 24 V @ 2 A$

 $CV1 = 5 V @ 2.5 A$ CVHV = 24 V @ 2 A

RDR-1053 60 W InnoMux2-EP Dual Output Power Supply 30-Oct-24

(g) 200 VDC Input Line Voltage. $CV1 = 5 V @ 8 W$ $CVHV = 24 V @ 32 W$

Figure 23 – Start-up with Output Loads

8.7.2 No-Load Start-up

The no load start-up test was performed using the following test conditions:

- Input line voltage 300 VDC, 500 VDC, 800 VDC, 1000 VDC
- No load on either output

Figure 24 – No-load Start-up.

8.8 Output Ripple Measurements

8.8.1 Ripple Measurement Technique

For DC output ripple measurements, a modified oscilloscope test probe was utilized to minimize noise pick-up. The probe adapter configuration is shown below. It includes a coaxial cable with two parallel capacitors connected to the measurement points. The capacitors are a 0.1 μ F / 100 V ceramic type and a 10 μ F / 50 V aluminum electrolytic type. The aluminum electrolytic type capacitor is polarized, so proper polarity across DC outputs must be ensured.

End Cap and Ground Lead Removed. Contact the Oscilloscope Probe with Probe Master [\(www.probemaster.com\)](http://www.probemaster.com/) 4987A BNC Adapter. (Modified with wires for ripple measurement, and two parallel decoupling capacitors added)

Figure 25 – Oscilloscope Probe Prepared for Ripple Measurement.

8.8.2 CV1 and CVHV Output Ripple

The CV1 and CVHV output ripple were tested under the following conditions:

- Input line voltage 300 VDC, 500 VDC, 800 VDC, 1000 VDC
- $CV1 = 5 V @ 2.5 A$
- CVHV = 24 V @ 2 A
- 20 MHz bandwidth selected on the oscilloscope

Figure 26 – VCV1 and VCVHV Ripple and Noise.

8.9 Thermal Performance

Heatsinks are not required for the design. Instead copper pour area on the PCB is used for cooling the InnoMux2-EP IC. No forced air-cooling was required during any test. The temperatures of the hottest components in the assembly are shown below.

(a) Top View (b) Bottom View

Figure 27 – Thermal Image, 300 VDC, Full Power.

(a) Top View (b) Bottom View

(a) Top View (b) Bottom View

Figure 30 – Thermal Image, 1000 VDC, Full Power

Table 6 – Bottom Side Component Temperatures, 300 VDC, 500 VDC, 800 VDC and 1000 VDC, Full Load (60 W).

Table 7 – Top Side Component Temperatures, 300 VDC, 500 VDC, 800 VDC and 1000 VDC, Full Load (60 W).

9 Revision History

For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may be based on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD PARTY RIGHTS.

Patent Information

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at [www.power.com.](http://www.power.com/) Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperLCS, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, PowiGaN, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2022, Power Integrations, Inc.

Power Integrations Worldwide Sales Support Locations

WORLD HEADQUARTERS

5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

CHINA (SHANGHAI)

Rm 2410, Charity Plaza, No. 88, North Caoxi Road, Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

CHINA (SHENZHEN)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

GERMANY (AC-DC/LED/Motor Control Sales) Einsteinring 24 85609 Dornach/Aschheim Germany Tel: +49-89-5527-39100 e-mail: eurosales@power.com

GERMANY (Gate Driver Sales) HellwegForum 3 59469 Ense Germany Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@ power.com

INDIA

 $#1.14th$ Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 e-mail: indiasales@power.com

ITALY

Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701 e-mail: eurosales@power.com

JAPAN

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 e-mail: japansales@power.com

KOREA

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

SINGAPORE

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 e-mail: singaporesales@power.com

TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

UK

Building 5, Suite 21 The Westbrook Centre Milton Road **Cambridge** CB4 1YG Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com

