

# Design Example Report



### **Summary and Features**

- 130 W continuous output power
- 197 W peak power capability for 100 ms duration
- No Heatsink up to 55°C Operating Ambient
- >94 % Full Load Efficiency at 115 VAC and 230 VAC
- >375 mW Standby Input Power at 120 VAC, 7.5 V Output with 300 mW Load
- >100 mW Standby Input Power at 120 VAC, 7.5 V Output with 40 mW Load
- PowiGaN™ -based InnoSwitch4-OR benefits
	- Highly integrated switcher IC with integrated high-voltage switch, synchronous rectification and FluxLinkTM feedback
	- GAN-based Integrated MOSFET enables heat sink-less design
	- Fast instantaneous transient response with 0%-100%-0% load step
	- Ouasi-Resonant (OR) operation for high efficiency
	- Robust 750 V PowiGaN™ primary switch

Power Integrations 5245 Hellyer Avenue, San Jose, CA 95138 USA. Tel: +1 408 414 9200 Fax: +1 408 414 9201 www.power.com

- Steady state switching frequency up to 155 kHz enables peak power delivery with reduced transformer size
- Low components count (62 pcs)
- Easily meets DOE6 and CoC Tier 2 efficiency requirements
- Integrated protection and reliability features
	- Open SR FET-gate detection
	- Fast input line UV/OV protection
	- Output overvoltage and undervoltage protection
	- Output over-current protection
	- Over-temperature protection (OTP)

PATENT INFORMATION

The products and applications illustrated herein (including transformer construction and circuits external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at https://www.power.com/company/intellectualproperty-licensing/.



## **Table of Contents**











Although this board is designed to satisfy safety isolation requirements, the engineering prototype has not been agency approved. Therefore, all testing should be performed using an isolation transformer to provide the AC input to the prototype board.



## 1 Introduction

This engineering report describes a low standby power 130 W isolated flyback power supply that can deliver up to 197 W peak power, utilizing the InnoSwitch4-QR flyback controller. The power supply can deliver a continuous output of 24 V / 5.4 A and has a short-term peak output of 24 V / 8.2 A within the low-line input range of 90 VAC  $-$  132 VAC.

The InnoSwitch4-QR combines a high-voltage PowiGan switch with both primary-side and secondary-side controllers in a single device. It can operate at a switching frequency of up to 155 kHz, making it suitable for applications with short-term peak power requirements without the need for a large flyback transformer.

The power supply is optimized for high efficiency and low standby power. It can operate up to 55°C ambient without the need for a metal heatsink.

For high-line applications, the DER-1033 can be easily modified to operate within a high input line range of 185 VAC – 265 VAC. The configuration and performance for high-line application are in the appendix section.

This document contains the power supply specification, schematic, bill of materials (BOM), transformer documentation, printed circuit layout, and performance data.









Figure 2 – Populated Circuit Board Photograph, Top Side



Figure 3 - Populated Circuit Board Photograph, Bottom Side



## 2 Power Supply Specification

The table below represents the minimum acceptable performance of the design. Actual performance is listed in the results section.





## 3 Schematic Diagram



Figure 4 – Schematic Diagram



## 4 Circuit Description

### 4.1 Input Rectification and EMI Filtering

Fuse F1 isolates the PSU circuitry and provides protection from component failure. RV1 protects the circuit from high voltage differential surge. The common mode chokes L1 and L2, along with the differential choke L3 and X-capacitors C2 and C3, attenuate commonmode and differential-mode noise generated by the PSU switching action. The bridge rectifier BR1, jumper resistor R12, and capacitors C4 and C5 form a voltage doubler rectifier circuit. Doubling the DC input bulk voltage significantly reduces the RMS power dissipation on the InnoSwitch4-QR primary switch and the flyback transformer, eliminating the need for a metal heatsink at high ambient temperatures. It is recommended to use low DCR inductors for L1, L2, and L3 due to the high charging peak current generated by the voltage doubler, which results in high RMS current.

To satisfy the safety extra low voltage (SELV) when the AC supply is disconnected, the CAP200DG (U9) automatically discharges the X capacitors C2 and C3 to the SELV level by connecting discharge resistors R1 and R2. When AC voltage is applied, the CAP200DG (U9) blocks current flow in the X capacitor safety discharge resistors R1 and R2, reducing power loss to almost zero mW. The inclusion of CAP200DG (U9) in this design is necessary to achieve low input standby power.

### 4.2 InnoSwitch4-QR Primary

This power supply is an isolated flyback converter. One end of the primary winding of transformer (T1) is connected to the rectified DC bus, while the other end is connected to the drain terminal of the switch inside the InnoSwitch4-QR IC (U8). The V pin of the IC (U1) is grounded to reduce power dissipation under light load conditions, as required for printer applications.

Diodes D12 and D13, resistors R6, R9, R3, and R4, along with capacitor C8, form a primary clamp circuit that reduces the leakage voltage spike across the primary switch inside the InnoSwitch4-QR (U8) during turn-off.

The flyback controller/switch IC U8 is self-starting, using an internal high-voltage current source to charge the capacitor (C35) connected to the BPP pin when HVDC is first applied. During normal operation, the primary-side block is powered from the primary auxiliary winding (Bias) of transformer T1. The auxiliary or bias supply is designed to meet the standby power requirement at a 7.5V output and needs to provide enough bias at full load with a 24V output. The auxiliary supply voltage is rectified by diode D1 and filtered by ceramic capacitor C20. It is recommended to use a Schottky diode to increase the bias voltage swing from 24 V to a 7.5 V output. Schottky diode rectifies the peak leakage spike at full load, generating higher bias voltage. Diode D14 is added to slightly decrease the bias voltage during standby mode (V<sub>OUT</sub> = 7.5V), providing very low supply current to U8. The supply current to the U8 BP pin must be less than 1 mA during standby mode



operation to reduce standby input power. During full-load operation at 24 V, the supply current to the U8 BP pin must be greater than 3 mA to increase efficiency. Bias supply current limiting resistor R49 must be optimized to efficiently deliver bias current to U8 at full load and standby load.

Output regulation is achieved through cycle-by-cycle frequency and ILIM adjustment based on the output load. At high output load, the switching cycles and ILIM are higher, while at low output load or no-load, they are lower. The value of the PRIMARY BYPASS pin capacitor (C35) programs the IC ILIM setting, whether it is standard or increased. Once a cycle is enabled, the switch will remain on until the primary current ramps to the device current limit for the specific operating state. Due to peak power requirements, the ILimit setting needs to be increased with  $C35 = 4.7$  uF.

### 4.3 InnoSwitch4-QR Secondary

The secondary side block of the InnoSwitch4-QR controller IC is powered by a 4.5 V (VBPS) internal regulator, which is supplied by either VOUT or FWD. The SECONDARY BYPASS pin is connected to an external decoupling capacitor C26 and is internally fed from the internal voltage regulator. To minimize the power dissipation of the internal linear regulator, an auxiliary bias supply for the BPS is added. This is formed by D8, C33, D6, and R31. Additionally, an RC snubber (C51 and R72) is connected across D8 to reduce radiated EMI.

The secondary side of the InnoSwitch4-QR IC provides output voltage, output current sensing, and drive to a MOSFET for synchronous rectification. The transformer secondary is rectified by SRFETs Q13 and Q14 and filtered by capacitors C10, C12, C13, and C21. To reduce high-frequency voltage ringing during the SRFET turn-off state, which would create radiated EMI and/or exceed the PIV ratings of Q13 and Q14, RC snubber components C14, R18, and R66 are employed. A Schottky rectifier diode, D10, is added to increase the efficiency of the output rectifier, improving component thermal performance without the need for a metal heatsink. At peak transient loads, the converter operates in continuous conduction mode (CCM), generating high leakage spikes across the SRFET. The TVS diode VR7 is necessary to reduce voltage stress across the SRFET during peak power and very fast transient loads.

The FORWARD pin connects to the negative edge detection block, which is used for both handshaking and timing to turn on the 2 SR FETs Q13 and Q14 connected to the SYNCHRONOUS RECTIFIER DRIVE pin. The voltage sensed by resistor R29 on the FORWARD pin is used to determine when to turn off the SR FET in discontinuous mode operation. This occurs when the voltage across the RDS(ON) of the SR FET drops below zero volts. In CCM, the SR FET is turned off before the pulse request is sent to the primary to demand the next switching cycle, providing excellent synchronous operation without any overlap for the FET turn-off.



Output voltage is regulated through a feedback reference voltage of 1.265 V on the IC FB pin. Voltage divider resistors R5, R21 and R60 set the nominal output voltage to 24 V. Additionally, the RC phase boost (C11 and R7) helps to speed up the feedback voltage sensing, thereby reducing the ripple voltage. To demonstrate Low Standby Power mode, the output voltage is set to 7.5 V by disconnecting divider resistor R60.

Current sense resistors R77 and R78, which are connected to the IS pin of the IC, set the OCP threshold to  $\leq$  9 A. The IC operates in AR mode once the voltage across the sense resistor reaches  $I_{SV(TH)}$  (36 mV).

### 4.4 Standby Mode Setting

See below instructions on how to set the output voltage to 7.5 V for standby mode evaluations.

 $V<sub>OUT</sub> = 24 V: Default nominal output voltage, R60 is shortened to GND through solder short$  $V<sub>OUT</sub> = 7.5 V$ : For no load and standby mode operation. R60 is disconnected to GND by removing the solder short.







## 5 PCB Layout

The PCB uses FR4 material with a thickness of 1.6 mm and a double-sided copper layer with a thickness of 2.0 oz.



Figure 6 – Printed Circuit Layout, Top.



Figure 7 – Printed Circuit Layout, Bottom.



## 6 Bill of Materials

Electrical Parts







### Miscellaneous Parts





## 7 Flyback Transformer Design Spreadsheet













## DER1033 130 W with 197 W Peak Power InnoSwitch4-QR 30-Mar-24





## 8 Transformer Specification

### 8.1 Electrical Diagram



Figure 8 – Transformer Schematic

#### 8.2 Electrical Specifications





#### 8.3 Materials



#### 8.4 Transformer Build Diagrams





#### 8.5 Winding Constructions







#### 8.6 Winding Illustrations

































## 9 Input Common Mode Choke (L2)

#### 9.1 Electrical Diagram



Figure 10 - Inductor Electrical Diagram.

#### 9.2 Electrical Specifications



#### 9.3 Materials





### 9.4 Inductor Build Diagram



$S \rightarrow F$	<b>WIRE</b>	<b>TURNS</b>
$1\rightarrow 4$	<b>AWG#23</b>	30T
$2\rightarrow 3$	<b>AWG#23</b>	30 T

Figure 11 - Inductor Build Diagram.

#### 9.5 Inductor Construction

- 1. Insert and fix the fish paper insulator (Item 3) as shown in the figure.
- 2. Winding 1 Start at Pin 1 and wind 38 turns of item 2 as shown in above figure. Finish the winding at Pin 4
- 3. Winding 2 Start at Pin 2 and wind 38 turns of item 2 as shown in above figure. Finish the winding at Pin 3
- 4. Apply Varnish



## 10 Performance Data

Performance data were measured at room ambient temperature, with voltages taken at the board's input and output terminals unless otherwise specifically mentioned. The following input power measurement setups were used in measuring efficiency performance.

#### A. Power Meter Setting at Nominal Output Load > 5 W

For output power > 5W, the effect of voltage drop due to the input cable is noticeable, particularly at low input line. The below input power meter setting is recommended for accurate input power measurement.



**Figure 12 – Input Power meter setting for output load > 5W** 

### B. Power Meter Setting at No Load and Standby Mode (< 5 W)

For output power < 5 W, the effect of leakage current drawn by the voltmeter is noticeable, especially at high line. Below input power meter settings are recommended for accurate input power measurement.



**Figure 13 – Input Power meter setting for output load**  $<$  **5W** 





#### 10.1 Efficiency at 24V Full Load

Figure 14 – Efficiency vs. Input Line Voltage at 24 V Output



### 10.2 No-Load Input Power

No load input power was measured at 7.5V output voltage setting using a Yokogawa WT310E power meter. The power meter is set at no load or standby mode measurement setting in Figure 13.



**Figure 15 –** No-Load Input Power vs. Input Line Voltage,  $V_{\text{OUT}} = 7.5 V$ 



### 10.3 Average Efficiency at 115VAC



**Figure 16** – Average Efficiency at 115VAC,  $V_{\text{OUT}} = 24 \text{ V}$ 


## 10.4 Efficiency at 10% Load, 115 VAC



Figure  $17$  – Efficiency at 10% Load, 115 VAC, V<sub>OUT</sub> = 24 V



## 10.5 Full Load Line Regulation at 24 V 5.4 A Output

Output regulations were based on 24V nominal output voltage.



**Figure 18 – Full Load Voltage Regulation vs. Input Line Voltage, Vout = 24 V 5.4 A** 



### 10.6 Efficiency vs Load at 24 V 5.4 A



Figure  $19$  – Efficiency vs. % Load at 24 V 5.4 A.



### 10.7 Load Regulation at 24 V 5.4 A



Figure 20 – Voltage Regulation vs. % Load at 24 V 5.4 A.



## 10.8 Output Ripple Voltage at 24 V



Output ripple voltage was measured at the end of 100 mΩ output cable.

Figure 21 – Ripple voltage vs. Load at 24 V



### 10.9 Standby Input Power at 40 mW Output Load

Standby input power was measured at 7.5V output voltage setting using a Yokogawa WT310E power meter. The power meter is set at no load or standby mode measurement setting in Figure 13.



Standby Input Power meets the < 100 mW requirement at 120 VAC

### 10.10 Standby Input Power at 300 mW Output Load

Standby input power was measured at 7.5V output voltage setting using a Yokogawa WT310E power meter. The power meter is set at no load or standby mode measurement setting in Figure 13.



Standby Input Power meets the < 375 mW requirement at 120 VAC



### 10.11 Thermal Test

10.11.1 Thermal Scan at Room Ambient Temperature

The PSU was placed in a horizontal position inside an acrylic plastic housing. Thermal data were measured using a Flir IR camera.







## Thermal Scan Test Summary Data

The components' temperatures are well within their thermal derating requirements.



## 10.11.2 Thermal Scan at 90 VAC 24 V / 5.4 A



Figure 23 – Thermal Scan 90 V 24 V / 5.4 A Sp1: U8-Pri. (INNO4-QR): 79.8 °C Sp2: U8-Sec. (INNO4-QR): 76.7 °C Sp3: Q13/Q14-SRFET: 75 °C Sp4: D13/D12-Pri. Snubber: 76.7 °C



Figure 24 – Thermal Scan 90 V 24 V / 5.4 A Sp1: T1-Sec. Wire. (TRF): 86.9 °C Sp1: T1- Ferrite Core. (TRF): 76.2 °C



Figure 25 – Thermal Scan 90 V 24 V / 5.4 A Sp1: L2-(Input CMC): 101 °C Sp2: BR1-(Bridge Diode): 85.9 °C Sp3: L1-(HF Input CMC): 81 °C Sp3: L3-(Diff. Choke): 77.6 °C



## 10.11.3 Thermal Scan at 132 VAC, 24 V / 5.4 A



Figure 26 – Thermal Scan 132 VAC, 24 V / 5.4 A Sp1: U8-Pri. (INNO4-QR): 82.4 °C Sp2: U8-Sec. (INNO4-QR): 77.9 °C Sp3: Q13/Q14-SRFET: 77.2 °C Sp4: D13/D12-Pri. Snubber: 72.5 °C



Figure 27 – Thermal Scan 132 VAC, 24 V / 5.4 A Sp1: T1-Sec. Wire. (TRF): 88.8 °C Sp1: T1-Ferrite Core. (TRF): 78.3 °C



Figure  $28$  – Thermal Scan 132 VAC, 24 V / 5.4 A Sp1: L2-(Input CMC): 68.2 °C Sp2: BR1-(Bridge Diode): 67.3 °C Sp3: L1-(HF CMC): 56.8 °C Sp4: L3-(Diff. Choke): 61 °C



# 10.11.4 Thermal Test at 55 °C Ambient

The PSU was placed in a horizontal position inside a closed box to prevent air flow from affecting the thermal measurement. Thermal data were measured using a thermocouple and a Yokogawa data logger.



Figure 29 - Thermal Test Set-up

### Thermal Test Data



The components' temperatures are well within their thermal derating requirements.



# 11 Waveforms

### 11.1 Start-up Profile



### 11.2 Primary Drain Voltage and Current

#### 11.2.1 Primary Drain Voltage and Current at Steady State





#### 11.2.2 Primary Drain Voltage and Current at Start-up



 90 VAC, 24 V 5.4 A Start-up Upper:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 2 ms / div. V<sub>DSMAX</sub>: 482 V; I<sub>DSMAX</sub>: 3.61 A

 132 VAC, 24 V 5.4 A Start-up Upper:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 2 ms / div. V<sub>DSMAX</sub>: 568 V; I<sub>DSMAX</sub>: 3.74 A

 $11.2.3$ Primary Drain Voltage and Current at Transient Load



Figure 36 – Primary Drain Voltage and Current 90 VAC, 24 V 5.4 A Step Load Upper1:  $I_{\text{OUT}}$ , 1 A / div. Uppe2:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 20 us / div. V<sub>DSMAX</sub>: 472 V; I<sub>DSMAX</sub>: 4.68 A



**Figure 37 – Primary Drain Voltage and Current**  132 VAC, 24 V 5.4 A Step Load Upper1:  $I_{\text{OUT}}$ , 1 A / div. Uppe2:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 20 us / div. V<sub>DSMAX</sub>: 575 V; I<sub>DSMAX</sub>: 3.55 A





#### 11.2.4 Primary Drain Voltage and Current at Peak Load





Figure 40 – Primary drain voltage and current 90 VAC, 24 V 0 A – 8.2 A Step Load Upper:  $I_{\text{OUT}}$ , 2 A / div., 100 us / div. Lower:  $V_{DS}$ , 200V / div. **VDSMAX: 509 V** 

Uppe2:  $V_{DS}$ , 200 V / div.

Lower:  $I_{DS}$ , 2 A / div., 20 us / div.

VDSMAX: 495 V; IDSMAX: 3.52 A; IOMAX: 8.31 A

Figure 41 – Primary drain voltage and current 132 VAC, 24 V 0 A – 8.2 A Step Load Upper:  $I_{\text{OUT}}$ , 2 A / div., 100 us / div. Lower:  $V_{DS}$ , 200V / div. **VDSMAX: 605 V** 

Uppe2:  $V_{DS}$ , 200 V / div.

Lower:  $I_{DS}$ , 2 A / div., 20 us / div.

VDSMAX: 585 V; IDSMAX: 3.66 A; IOMAX: 8.31 A





### 11.3 SR FET Voltage



11.3.1 SR FET Voltage at Full Load Steady State

V<sub>DSMAX</sub>: 409 V; I<sub>DSMAX</sub>: 5.34 A

 90 VAC, 24 V 5.4 A Steady-State Lower:  $V_{DS}$ , 20V / div., 5 us / div. V<sub>DSMAX</sub>: 78 V



V<sub>DSMAX</sub>: 495 V; I<sub>DSMAX</sub>: 6.13 A



#### 11.3.2 SR FET Voltage at Full Load Start-up



Figure 46 – SR FET Drain Voltage 90 VAC, 24 V 5.4 A Start-up Lower:  $V_{DS}$ , 20V / div., 500 ns / div. **VDSMAX: 110.7 V** 



Figure 47 – SR FET Drain Voltage 132 VAC, 24 V 5.4 A Start-up Lower:  $V_{DS}$ , 20V / div., 500 ns / div. **VDSMAX: 125.9 V** 

 $11.3.3$ SR FET Voltage at Transient Load



Figure 48 - SR FET Drain Voltage 90 VAC, 24 V 0 A - 5.4 A Step Load Upper:  $I<sub>OUT</sub>$ , 2 A / div., 200 us / div. Lower:  $V_{DS}$ , 50V / div. **VDSMAX: 117 V** 



Figure 49 – SR FET Drain Voltage 132 VAC, 24 V 0 A - 5.4 A Step Load Upper:  $I_{OUT}$ , 2 A / div., 200 us / div. Lower:  $V_{DS}$ , 50V / div. **VDSMAX: 131 V** 



#### 11.3.4 SR FET Voltage at Peak Load



Upper:  $I_{\text{OUT}}$ , 2 A / div., 100 us / div. Lower:  $V_{DS}$ , 50V / div. **VDSMAX: 115 V** 



### 11.4 Input Bulk Voltage Waveform





### 11.5 Load Transient Response

Output voltage was measured at the PSU output terminals T3 and T4.

#### 11.5.1 0% - 100% Load Transient

Set-up: 100 Hz dynamic load using Chroma  $63113A$  E-load. 0 A – 5.4 A with 50% duty cycle and load current slew rate of 800 mA/us.



 90 VAC, 24 V 0 A – 5.4 A Dynamic Load. Upper:  $V_{\text{OUT}}$ , 500 mV / div. Lower:  $I_{LOAD}$ , 2 A, 2 ms / div. VOMIN: 23.91 V; VOMAX: 24.2 V



**Figure 55 –** (0% - 100%) Load Transient 132 VAC, 24 V 0 A – 5.4 A Dynamic Load. Upper:  $V_{\text{OUT}}$ , 500 mV / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 2 ms / div. VOMIN: 23.93 V; VOMAX: 24.2 V

#### $11.5.2$ 10% - 100% Load Transient

Set-up: 100 Hz dynamic load using Chroma 63113A E-load. 0.54 A – 5.4 A with 50% duty cycle and load current slew rate of 800 mA/us.



Upper:  $V_{\text{OUT}}$ , 500 mV / div. Lower:  $I_{LOAD}$ , 2 A, 2 ms / div. V<sub>OMIN</sub>: 23.4 V; V<sub>OMAX</sub>: 24.2 V



Lower:  $I_{LOAD}$ , 2 A, 2 ms / div. V<sub>OMIN</sub>: 23.4 V; V<sub>OMAX</sub>: 24.2 V

#### 11.5.3 50% - 100% Load Transient

Set-up: 100 Hz dynamic load using Chroma  $63113A$  E-load. 2.7 A  $-$  5.4 A with 50% duty cycle and load current slew rate of 800 mA/us.



# 11.6 Peak Load Test

Output voltage was measured at the PSU output terminals T3 and T4.

#### 11.6.1 0 A – 8.2 A Peak Load Transient

Set-up: 5 Hz dynamic load using Chroma  $63113A$  E-load. 0 A – 8.2 A with 50% duty cycle and load current slew rate of 800 mA/us.



**Figure 60 –** (0 A – 8.2) A Load Transient 90 VAC, 24 V 0 A – 8.2 A Dynamic Load. Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 100 ms / div. VOMIN: 23.58 V; VOMAX: 24.1 V



**Figure 61** – (0 A – 8.2 A) Load Transient 132 VAC, 24 V 0 A – 8.2 A Dynamic Load Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{LOAD}$ , 2 A, 100 ms / div. VOMIN: 23.7 V; VOMAX: 24.11 V



#### 5.4 A – 8.2 A Peak Load Transient  $11.6.2$

Set-up: 5 Hz dynamic load using Chroma  $63113A$  E-load. 5.4 A  $-$  8.2 A with 50% duty cycle and load current slew rate of 800 mA/us.







**Figure 63** –  $(5.4 A - 8.2 A)$  Load Transient 132 VAC, 24 V 5.4 A – 8.2 A Dynamic Load Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 100 ms / div. VOMIN: 23.9 V; VOMAX: 24.19 V

## 11.7 Overcurrent Protection Test

Using an E-load, the output load current is increased until the output voltage and current collapse.





### 11.8 Output Ripple Measurements

#### Ripple Measurement Technique 11.8.1

To conduct output ripple measurements, a modified oscilloscope test probe must be used to reduce spurious signals caused by noise pickup.

The 4987BA probe adapter is equipped with two capacitors connected in parallel across the probe tip. These capacitors consist of one (1)  $0.1 \mu$ F/50 V ceramic type and one (1) 10 μF/50 V aluminum electrolytic type. Since the aluminum electrolytic capacitor is polarized, proper polarity must be maintained across DC outputs (refer to the diagram below).



Figure 66 – Ripple voltage probe using Probe Master 4987A BNC Adapter

#### 11.8.2 Output ripple voltage at 90VAC

Note: The output ripple voltage was measured at room ambient temperature at the end of a 100 mΩ output cable.







#### 11.8.3 Output ripple voltage at 132VAC

Note: The output ripple voltage was measured at room ambient temperature at the end of a 100 mΩ output cable.



 132 VAC, 24 V 5.4 A Steady State. VRIPPLE: 50 mV / div., 20 ms / div. VRIPPLE: 110 mVp-p

 132 VAC, 24 V 4.05 A Steady State VRIPPLE: 50 mV / div., 20 ms / div. VRIPPLE: 105 mVp-p





VRIPPLE: 91 mVp-p

VRIPPLE: 75 mVp-p

# 12 Conducted EMI

EMI scans are measured using 4.44 Ω fixed resistor load.

### 12.1 Test Set-up



Figure 75 – Conducted EMI Test Set-up



### 12.2 Floating Output Load Resistor



Date: 26.JAN.2024 14:20:28





Figure 77 – Conducted EMI at 24 V 5.4 A (4.44 Ω-Floating), 115 VAC Neutral



### 12.3 Grounded Output Load Resistor



Date: 26.JAN.2024 14:16:25





Figure 79 – Conducted EMI at 24 V 5.4 A (4.44  $\Omega$ -Grounded), 115 VAC Neutral



# 13 Line Surge

ESD was tested at 24V output setting. Pass criterion is no permanent output interruption.



Figure 80 - Line Surge Test Set-up

## 13.1 Combination Wave Differential Mode Test

Pass criterion is no output interruption.



### 13.2 Ring Wave Surge

ESD was tested at 24V output setting. Pass criterion is no permanent output interruption.





# 14 Electrostatic Discharge Test (ESD)

ESD testing was conducted at the 24V output setting. The pass criterion is the absence of permanent output interruption.



Figure 81 - ESD Test Set-up

### 14.1 Air Discharge





# 15 Appendix

- 15.1 Procedure to Configure the DER-1033 Board for High Input Line Range of 185 VAC 265 VAC
- 1. Remove C4
- 2. Connect a jumper wire, J1, across C4
- 3. Remove R12
- 4. Replace C5 with 120 uF / 400 V electrolytic capacitor.





**Figure 82** – Modified Board for High line (185 VAC – 265 VAC)



### 15.2 High Line Only Performance Data

#### 15.2.1 Efficiency at 24 V Full Load



Figure 83 – Efficiency vs. Input Line Voltage, 24 V Output



#### 15.2.2 No-Load Input Power

No load input power was measured at 7.5V output setting using a Yokogawa WT310E power meter at room ambient temperature.



Figure 84 - No-Load Input Power vs. Input Line Voltage



#### 15.2.3 Average Efficiency at 230 VAC



Figure 85 – Average Efficiency at 230 VAC, 24 V Output Voltage



#### 15.2.4 Efficiency at 10% Load, 230 VAC



Figure 86 – Efficiency at 10% Load, 230 VAC 24 V Output



#### 15.2.5 Full Load Line Regulation

Note: Line regulation percentages were based on 24V, the nominal output voltage.



Figure 87 - Full Load Line Regulation vs. Input Line Voltage.







Figure 88 – Efficiency vs. Load at 24 V Output



#### Load Regulation at 24 V 15.2.7

Output voltage was measured at the PSU output terminals TP3 and TP4.



Figure 89 – Voltage Regulation vs. % Load at 24 V



#### 15.2.8 Output Ripple Voltage at 24 V



Output ripple voltage was measured at the end of 100 mΩ output cable.

Figure 90 - Ripple voltage vs. Load at 24 V



#### 15.2.9 Standby Input Power at 40 mW Output Load

Standby input power was measured at 7.5V output voltage setting using a Yokogawa WT310E power meter. The power meter is set at no load or standby mode measurement setting in Figure 13.



Remarks: Standby Input Power meets the < 100 mW requirement at 230 VAC.

15.2.10 Standby Input Power at 300 mW Output Load

Standby input power was measured at 7.5V output voltage setting using a Yokogawa WT310E power meter. The power meter is set at no load or standby mode measurement setting in Figure 13.



Remarks: Standby Input Power meets the < 375 mW requirement at 230 VAC


15.2.11 Thermal Scan at Room Ambient Temperature

The PSU was placed in a horizontal position inside an acrylic plastic housing. Thermal data were measured using a Flir IR camera.



Figure 91 - Thermal Scan Test Set-up



## Thermal Scan Test Summary Data



## 15.2.11.1 Thermal Scan at 185 VAC 24 V / 5.4 A



Figure 92 – Thermal Scan 185 V 24 V / 5.4 A Sp1: U8-Pri. (INNO4-QR): 77.1 °C Sp2: U8-Sec. (INNO4-QR): 80.8 °C Sp3: Q13/Q14-SRFET: 74.1 °C Sp4: D13/D12-Pri. Snubber: 70.9 °C



Figure 93 – Thermal Scan 185 V 24 V / 5.4 A Sp1: T1-Sec. Wire. (TRF): 75.2 °C Sp1: T1- Ferrite Core. (TRF): 74.8 °C



Figure 94 – Thermal Scan 185 V 24 V / 5.4 A Sp1: L2-(Input CMC): 57.3 °C Sp2: BR1-(Bridge Diode): 66.7 °C Sp3: L1-(HF Input CMC): 48 °C Sp3: L3-(Diff. Choke): 48.9 °C



## 15.2.11.2 Thermal Scan at 265 VAC, 24 V / 5.4 A



Figure 95 – Thermal Scan 265 VAC, 24 V / 5.4 A Sp1: U8-Pri. (INNO4-QR): 82.5 °C Sp2: U8-Sec. (INNO4-QR): 83.7 °C Sp3: Q13/Q14-SRFET: 75.5 °C Sp4: D13/D12-Pri. Snubber: 70.3 °C



Figure 96 – Thermal Scan 265 VAC, 24 V / 5.4 A Sp1: T1-Sec. Wire. (TRF): 77.6 °C Sp1: T1-Ferrite Core. (TRF): 77.1 °C



Figure 97 – Thermal Scan 265 VAC, 24 V / 5.4 A Sp1: L2-(Input CMC): 52.6 °C Sp2: BR1-(Bridge Diode): 59.2 °C Sp3: L1-(HF CMC): 47 °C Sp4: L3-(Diff. Choke): 44.5 °C



### 15.3 Waveforms at High Input Line

- 15.3.1 Primary Drain Voltage and Current
- 15.3.1.1 Primary drain voltage and current at steady State



## 15.3.1.2 Primary Drain Voltage at Start-up







## 15.3.1.3 Primary Drain Voltage and Current at Transient Load



Upper1:  $I<sub>OUT</sub>$ , 1 A / div. Uppe2:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 20 us / div. V<sub>DSMAX</sub>: 578 V; I<sub>DSMAX</sub>: 5.45 A

## 15.3.1.4 Primary Drain Voltage and Current at Peak Load



Figure 104 – Primary Drain Voltage and Current 185 VAC, 24 V 5.4 A - 8.2 A Step Load Upper1:  $I<sub>OUT</sub>$ , 2 A / div. Uppe2:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 20 us / div. VDSMAX: 511 V; IOMAX: 8.31 A



Figure 105 – Primary Drain Voltage and Current 265 VAC, 24 V 5.4 A - 8.2 A Step Load Upper1:  $I<sub>OUT</sub>$ , 2 A / div. Uppe2:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 20 us / div. VDSMAX: 607 V; IOMAX: 8.33 A



## 15.3.1.5 Primary Drain Voltage and Current at Peak Load



Figure 106 - Primary drain voltage and current 185 V, 24 V 0 A – 8.2 A Step Load Upper:  $V_{DS}$ , 200 V / div. Lower:  $I_{OUT}$ , 5 A / div., 200 us / div.  $V_{DSMAX}: 514 V$ 



Figure 107 – Primary drain voltage and current 265 VAC, 24 V 0 A – 8.2 A Step Load Upper:  $V_{DS}$ , 200 V / div. Lower:  $I_{OUT}$ , 5 A / div., 200 us / div.  $V_{DSMAX}: 613 V$ 

## 15.3.1.6 Primary Drain Voltage and Current During Output Short Circuit



 185 VAC, Output Short Circuit Upper:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 500 ms / div. **VDSMAX: 405 V** 

 265 VAC, Output Short Circuit Upper:  $V_{DS}$ , 200 V / div. Lower:  $I_{DS}$ , 2 A / div., 500 ms / div. **VDSMAX: 491 V** 

15.3.2 SR FET Voltage



## 15.3.2.1 SR FET Voltage at Transient Load



 185 VAC, 24 V 0 A - 5.4 A Step Load Upper:  $I_{\text{OUT}}$ , 2 A / div., 100 us / div. Lower:  $V_{DS}$ , 50V / div. **VDSMAX: 127 V** 

## 15.3.2.2 SR FET voltage at peak load

 $V_{DSMAX}$ : 120 V



Figure 111 - SR FET Drain Voltage 265 VAC, 24 V 0 A - 5.4 A Step Load Upper:  $I_{\text{OUT}}$ , 2 A / div., 100 us / div. Lower:  $V_{DS}$ , 50V / div. V<sub>DSMAX</sub>: 131 V



 185 VAC, 24 V 5.4 A – 8.2 A Step Load Upper:  $I_{\text{OUT}}$ , 2 A / div., 200 us / div. Lower:  $V_{DS}$ , 50V / div. Figure 113 - SR FET Drain Voltage 265 VAC, 24 V 5.4 A – 8.2 A Step Load Upper:  $I_{\text{OUT}}$ , 2 A / div., 200 us / div. Lower:  $V_{DS}$ , 50V / div.  $V_{DSMAX}$ : 135 V



**SRFET VDS** 

P7:freq(C)

### 15.4 Load Transient Response

Output voltage was measured at the PSU output terminals T3 and T4.

#### $15.4.1$ 0% - 100% Load Transient

Set-up: 100 Hz dynamic load using Chroma  $63113A$  E-load. 0 A – 5.4 A with 50% duty cycle and load current slew rate of 800 mA/us.



#### 15.4.2 10% - 100% Load Transient

Set-up: 100 Hz dynamic load using Chroma  $63113A$  E-load. 0.54 A – 5.4 A with 50% duty cycle and load current slew rate of 800 mA/us.



Figure  $116 - 10\% - 100\%$  Load Transient 185 VAC, 24 V 0.54 A – 5.4 A Dynamic Load. Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 5 ms / div. VOMIN: 23.34 V; VOMAX: 24.16 V



 Figure 117 – 10% - 100% Load Transient 265 VAC, 24 V 0.54 A – 5.4 A Dynamic Load. Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 5 ms / div. VOMIN: 23.37 V; VOMAX: 24.14 V



#### 50% - 100% Load Transient  $15.4.3$

Set-up: 100 Hz dynamic load using Chroma  $63113A$  E-load. 2.7 A  $-$  5.4 A with 50% duty cycle and load current slew rate of 800 mA/us.



## 15.5 Peak Load Test

Output voltage was measured at the PSU output terminals T3 and T4.

#### 0 A – 8.2 A Peak Load Transient  $15.5.1$

Set-up: 5 Hz dynamic load using Chroma  $63113A$  E-load. 0 A – 8.2 A with 50% duty cycle and load current slew rate of 800 mA/us.



**Figure 120 –** (0 A – 8.2) A Load Transient 185 VAC, 24 V 0 A – 8.2 A Dynamic Load. Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 100 ms / div. VOMIN: 23.59 V; VOMAX: 24.1 V



**Figure 121 –** (0 A – 8.2 A) Load Transient 265 VAC, 24 V 0 A – 8.2 A Dynamic Load Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{\text{LOAD}}$ , 2 A, 100 ms / div. V<sub>OMIN</sub>: 23.7 V; V<sub>OMAX</sub>: 24.07 V



#### $15.5.2$ 5.4 A – 8.2 A Peak Load Transient

Set-up: 5 Hz dynamic load using Chroma  $63113A$  E-load. 5.4 A  $-$  8.2 A with 50% duty cycle and load current slew rate of 800 mA/us.







**Figure 123 –** (5.4 A – 8.2 A) Load Transient 265 VAC, 24 V 5.4 A – 8.2 A Dynamic Load Upper:  $V_{\text{OUT}}$ , 1 V / div. Lower:  $I_{LOAD}$ , 2 A, 100 ms / div. VOMIN: 23.84 V; VOMAX: 24.13 V

### 15.6 Conducted EMI

EMI scans are measured using 4.44 Ω fixed resistor load.

#### 15.6.1 Test Set-up



Figure 124 – Conducted EMI Test Set-up



#### Floating Output Load Resistor 15.6.2



Date: 26.JAN.2024 14:58:26





Figure 126 – Conducted EMI at 24 V 5.4 A (4.44 Ω-Floating), 230 VAC Neutral



#### 15.6.3 Grounded Output Load Resistor



Date: 26.JAN.2024 14:55:55





Figure 128 – Conducted EMI at 24 V 5.4 A (4.44  $\Omega$ -Grounded), 230 VAC Neutral



# 16 Revision History





### For the latest updates, visit our website: www.power.com

Reference Designs are technical proposals concerning how to use Power Integrations' gate drivers in particular applications and/or with certain power modules. These proposals are "as is" and are not subject to any qualification process. The suitability, implementation and qualification are the sole responsibility of the end user. The statements, technical information and recommendations contained herein are believed to be accurate as of the date hereof. All parameters, numbers, values and other technical data included in the technical information were calculated and determined to our best knowledge in accordance with the relevant technical norms (if any). They may base on assumptions or operational conditions that do not necessarily apply in general. We exclude any representation or warranty, express or implied, in relation to the accuracy or completeness of the statements, technical information and recommendations contained herein. No responsibility is accepted for the accuracy or sufficiency of any of the statements, technical information, recommendations or opinions communicated and any liability for any direct, indirect or consequential loss or damage suffered by any person arising therefrom is expressly disclaimed.

Power Integrations reserves the right to make changes to its products at any time to improve reliability or manufacturability. Power Integrations does not assume any liability arising from the use of any device or circuit described herein. POWER INTEGRATIONS MAKES NO WARRANTY HEREIN AND SPECIFICALLY DISCLAIMS ALL WARRANTIES INCLUDING, WITHOUT LIMITATION, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF THIRD-PARTY RIGHTS.

### Patent Information

The products and applications illustrated herein (including transformer construction and circuits' external to the products) may be covered by one or more U.S. and foreign patents, or potentially by pending U.S. and foreign patent applications assigned to Power Integrations. A complete list of Power Integrations' patents may be found at www.power.com. Power Integrations grants its customers a license under certain patent rights as set forth at http://www.power.com/ip.htm.

Power Integrations, the Power Integrations logo, CAPZero, ChiPhy, CHY, DPA-Switch, EcoSmart, E-Shield, eSIP, eSOP, HiperPLC, HiperPFS, HiperTFS, InnoSwitch, Innovation in Power Conversion, InSOP, LinkSwitch, LinkZero, LYTSwitch, SENZero, TinySwitch, TOPSwitch, PI, PI Expert, SCALE, SCALE-1, SCALE-2, SCALE-3 and SCALE-iDriver, are trademarks of Power Integrations, Inc. Other trademarks are property of their respective companies. ©2019, Power Integrations, Inc.

### Power Integrations Worldwide Sales Support Locations

WORLD HEADQUARTERS 5245 Hellyer Avenue San Jose, CA 95138, USA. Main: +1-408-414-9200 Customer Service: Worldwide: +1-65-635-64480 Americas: +1-408-414-9621 e-mail: usasales@power.com

### CHINA (SHANGHAI)

Rm 2410, Charity Plaza, No. 88, North Caoxi Road, Shanghai, PRC 200030 Phone: +86-21-6354-6323 e-mail: chinasales@power.com

### CHINA (SHENZHEN)

17/F, Hivac Building, No. 2, Keji Nan 8th Road, Nanshan District, Shenzhen, China, 518057 Phone: +86-755-8672-8689 e-mail: chinasales@power.com

GERMANY (AC-DC/LED Sales) Einsteinring 24 85609 Dornach/Aschheim Germany Tel: +49-89-5527-39100 e-mail: eurosales@power.com

### **GERMANY** (Gate Driver Sales)

HellwegForum 1 59469 Ense Germany Tel: +49-2938-64-39990 e-mail: igbt-driver.sales@ power.com

### INDIA

 $#1, 14<sup>th</sup>$  Main Road Vasanthanagar Bangalore-560052 India Phone: +91-80-4113-8020 e-mail: indiasales@power.com

### ITALY Via Milanese 20, 3rd. Fl. 20099 Sesto San Giovanni (MI) Italy Phone: +39-024-550-8701

e-mail: eurosales@power.com

### JAPAN

Yusen Shin-Yokohama 1-chome Bldg. 1-7-9, Shin-Yokohama, Kohoku-ku Yokohama-shi, Kanagawa 222-0033 Japan Phone: +81-45-471-1021 e-mail: japansales@power.com

### KOREA

RM 602, 6FL Korea City Air Terminal B/D, 159-6 Samsung-Dong, Kangnam-Gu, Seoul, 135-728 Korea Phone: +82-2-2016-6610 e-mail: koreasales@power.com

### SINGAPORE

51 Newton Road, #19-01/05 Goldhill Plaza Singapore, 308900 Phone: +65-6358-2160 e-mail: singaporesales@power.com

### TAIWAN

5F, No. 318, Nei Hu Rd., Sec. 1 Nei Hu District Taipei 11493, Taiwan R.O.C. Phone: +886-2-2659-4570 e-mail: taiwansales@power.com

### UK

Building 5, Suite 21 The Westbrook Centre Milton Road **Cambridge** CB4 1YG Phone: +44 (0) 7823-557484 e-mail: eurosales@power.com

